DAPZOI
Home Topics Quiz Login


80287 Math Coprocessor MCQ Questions & Answers

80287 Math Coprocessor MCQs : This section focuses on the "80287 Math Coprocessor". These Multiple Choice Questions (MCQs) should be practiced to improve the 80287 Math Coprocessor skills required for various interviews (campus interview, walk-in interview, company interview), placement, entrance exam and other competitive examinations.




Question 1

After reset of 80287, the control bit that is initialized to zero is

A. masking bits
B. precision control bits
C. rounding control bits
D. infinity control bits

View Answer

Question 2

For which pin of 80286 is the active low pin, BUSY of 80287, connected?

A. ERROR (active low)
B. BUSY (active low)
C. HLDA
D. TEST (active low)

View Answer

Question 3

If Clock Mode (CM) input pin is held low, then the CLK input is divided by

A. 1
B. 2
C. 3
D. 4

View Answer

Question 4

If Numeric Processor Read (NPRD) active-low input pin is activated, then it enables a data transfer from

A. memory to processor
B. 80287 to 80286
C. 80286 to 80287
D. 8086 to 80287

View Answer

Question 5

If Numeric Processor Write (NPWR) active-low input pin is activated, then it enables a data transfer from

A. memory to processor
B. 80287 to 80286
C. 80286 to 80287
D. 8086 to 80287

View Answer

Question 6

If the stack flag is set, and condition code bit C1=0, then the stack is

A. full
B. overflown
C. underflown
D. empty

View Answer

Question 7

If the stack flag is set, and condition code bit C1=1, then the stack is

A. full
B. overflown
C. underflown
D. empty

View Answer

Question 8

The arrangement of data that is to be shifted successively, whenever required for the execution, is done by

A. error pointer
B. data buffer
C. barrel shifter
D. none of the mentioned

View Answer

Question 9

The bits that affect the result of arithmetic operations like ADD, SUB, MUL, DIV are

A. condition code bits
B. rounding control bits
C. masking bits
D. precision control bits

View Answer

Question 10

The bits that are modified depending upon the result of the execution of arithmetic instructions are

A. masking bits
B. rounding control bits
C. condition code bits
D. error summary bits

View Answer

Question 11

The data bus in a floating point unit is of

A. 16 bits
B. 32 bits
C. 64 bits
D. 84 bits

View Answer

Question 12

The data interface and control unit consists of

A. status and control words
B. tag words and error pointers
C. instruction decoders
D. all of the mentioned

View Answer

Question 13

The part of the data interface and control unit, that points to the source of exception generated is

A. Status and control words
B. TAG words
C. Error pointers
D. None of the mentioned

View Answer

Question 14

The PEACK (active low) when activated, the pin that goes into deactivation is

A. PEREQ
B. ERROR#
C. RESET
D. CMD0 and CMD1

View Answer

Question 15

The unit that provides and controls the interface, between the internal 80287 bus and 80286 bus via data buffer is

A. bus control logic
B. data interface and control unit
C. floating point unit
D. none of the mentioned

View Answer

Question 16

The word that is used to select one of the processing options, among the provided ones is

A. status word
B. control word
C. status and control words
D. none of the mentioned

View Answer

Question 17

The word that optimizes the NDP performance, by maintaining a record of empty and non-empty register locations is

A. Status and control words
B. TAG words
C. Error pointers
D. All of the mentioned

View Answer

Question 18

Which of the following is not a block of an architecture of 80287?

A. bus control logic
B. data interface and control unit
C. floating point unit
D. none of the mentioned

View Answer

Question 19

Which of the following pin is not involved in the interface of 80287 with 80286?

A. PEREQ
B. ERROR#
C. RESET
D. CMD0 and CMD1

View Answer

Question 20

Which of the input line(s) indicate that the CPU is performing an escape operation, and enables 80287 to execute the next instruction?

A. NPWR (active low) and NPRD (active low)
B. NPS1 and NPS2 (active low)
C. NPS1 (active low) and NPS2
D. CMD0 and CMD1

View Answer