Home Topics Quiz Login

80486DX Coprocessor MCQ Questions & Answers

80486DX Coprocessor MCQs : This section focuses on the "80486DX Coprocessor". These Multiple Choice Questions (MCQs) should be practiced to improve the 80486DX Coprocessor skills required for various interviews (campus interview, walk-in interview, company interview), placement, entrance exam and other competitive examinations.

Question 1

In Little Endian data format, the data is stored as

A. MSB is stored at lower memory address and LSB at higher memory address
B. LSB is stored at lower memory address and MSB at higher memory address
C. MSB is stored at general purpose registers
D. LSB is stored at general purpose registers

View Answer

Question 2

The datatype that the 80486 doesnot support is

A. Signed and unsigned
C. Floating point
D. None

View Answer

Question 3

The first processor with an inbuilt floating point unit is

A. 80386
B. 80486
C. 80286
D. 8086

View Answer

Question 4

The flag that is added to 80486 in additional to the flags similar to 80386 is

A. alignment check flag
B. parity check flag
C. conditional flag
D. all of the mentioned

View Answer

Question 5

The major limitation of 80386-387 system is

A. low speed
B. 80386 sends data using an I/O handshake technique
C. 80386 returns to real mode by reset operation
D. none of the mentioned

View Answer

Question 6

The on-chip cache can be flushed using external hardware using

A. FLUSH pin
C. FLOW pin
D. Pin FLUSH# or using software

View Answer

Question 7

The on-chip cache is controlled by

A. Cache disable(CD)
B. No write through(NW)
C. Cache disable and No write through
D. None of the mentioned

View Answer

Question 8

The on-chip cache is used for storing

A. addresses of data
B. opcodes and data
C. data and their addresses
D. opcodes and their addresses

View Answer

Question 9

The unit that subjects the processor operation to boundary scan tests is

A. parity generation and control unit
B. prefetcher unit
C. boundary scan and control unit
D. segmentation unit

View Answer

Question 10

Which of the following signal is handled by bus control and request sequencer?

D. All of the mentioned

View Answer