DAPZOI
Home Ask MCQ Quiz Topics Login


Programmable Logic Device MCQ Questions & Answers

Programmable Logic Device MCQs : This section focuses on the "Programmable Logic Device". These Multiple Choice Questions (MCQs) should be practiced to improve the Programmable Logic Device skills required for various interviews (campus interview, walk-in interview, company interview), placement, entrance exam and other competitive examinations.




Question 1

What is the major downfall of microprocessor/DSP systems?

A. Speed—they are too fast
B. Speed—they are too slow
C. Too much flexibility
D. Not enough flexibility

View Answer

Question 2

A(n) ________ consists of a programmable array of AND gates that connects to a fixed array of OR gates and is usually OTP.

A. GAL
B. CPLD
C. PAL
D. SPLD

View Answer

Question 3

Which of the following testing procedures has one or more external moving parts?

A. Bed-of-nails
B. Flying probe
C. EXTEST
D. Boundary scan

View Answer

Question 4

Which is not a type of PLD?

A. SPLD
B. HPLD
C. CPLD
D. FPGA

View Answer

Question 5

How many combinations are handled in an LUT?

A. 4
B. 8
C. 16
D. 32

View Answer

Question 6

Which of the following is true?

A. Altera uses PAL architecture and Xilinx uses PLA architecture.
B. Altera uses PLA architecture and Xilinx uses PAL architecture.
C. Altera and Xilinx both use PAL architecture.
D. Altera and Xilinx both use PLA architecture.

View Answer

Question 7

The macrocells in a PAL/GAL are located ________.

A. after the programmable AND arrays
B. ahead of the programmable AND arrays
C. at the input terminals
D. at the output terminals

View Answer

Question 8

________ are used at the inputs of PAL/GAL devices in order to prevent input loading from a large number of AND gates.

A. Simplified AND gates
B. Fuses
C. Buffers
D. Latches

View Answer

Question 9

What does a dot mean when placed on a PLD circuit diagram?

A. A point that is programmable
B. A point that cannot change
C. An intersection of logic blocks
D. An input or output point

View Answer

Question 10

What does the Altera FLEX10K PLD use in place of AND and OR arrays?

A. Nothing, it uses AND and OR arrays.
B. Look-up tables
C. SRAM-based memory
D. HPLD architecture

View Answer

Question 11

What is the input/output pin configuration of the GAL22V10?

A. 10 output pins and 12 input pins
B. 2 special-purpose pins
C. 8 pins that are either inputs or outputs
D. All of the above

View Answer

Question 12

FPGA is the acronym for ________.

A. Flexible Programming [of] Generic Assemblies
B. Field Programmable Generic Array
C. Field Programmable Gate Array
D. Field Programmer's Gate Assembly

View Answer

Question 13

Which type of PLD could be used to program basic logic functions?

A. PLA
B. PAL
C. CPLD
D. all the above

View Answer

Question 14

GAL is an acronym for ________.

A. Generic Array Logic
B. General Array Logic
C. Giant Array Logic
D. Generic Analysis Logic

View Answer

Question 15

A circuit that implements a combinational logic function by storing a list of output values that correspond to all possible input combinations is a(n) ________.

A. output logic macrocell
B. look-up table
C. parallel logic expander
D. logic element

View Answer

Question 16

PIA is an acronym for ________.

A. Programmable Interface Array
B. Post Integrated Array
C. Programmable Input Array
D. Programmable Interconnect Array

View Answer

Question 17

Product terms are the outputs of which type of gate within a PLD array?

A. OR
B. XOR
C. AND
D. flip-flop

View Answer

Question 18

Which is not a part of a GAL16V8's OLMC?

A. TSMUX
B. OMUX
C. FMUX
D. PSMUX

View Answer

Question 19

Field-programmable gate arrays (FGPAs) use ________ memory technology, which is ________.

A. DRAM, nonvolatile
B. SRAM, nonvolatile
C. SRAM, volatile
D. RAM, volatile

View Answer

Question 20

Which is a major digital system category?

A. Standard logic devices
B. ASICs
C. Microprocessor/DSP devices
D. All of the above

View Answer

Question 21

MPGA stands for:

A. mass produced gated array.
B. Morgan-Phillips gated array.
C. memory programmed ROM.
D. mask programmed ROM.

View Answer

Question 22

The GAL16V8 has:

A. 16 dedicated inputs.
B. 8 special function pins.
C. 8 pins that are used as inputs or outputs.
D. All of the above

View Answer

Question 23

A look-up table is simply a truth table with all the possible output connections listed with their desired input response.

A. TRUE
B. FALSE

View Answer

Question 24

When did the first PLD appear?

A. More than 10 years ago
B. More than 20 years ago
C. More than 30 years ago
D. More than 40 years ago

View Answer

Question 25

What gives a GAL its flexibility?

A. Its speed
B. Its reprogrammable EPROM
C. Its large logic arrays
D. Its programmable OLMCs

View Answer

Question 26

Which one of the following is an embedded function of the Stratix II FPGA?

A. AND-OR logic
B. Programmable SOP
C. Digital signal processing
D. None of the above

View Answer

Question 27

What is an EPM7128S?

A. An Altera MAX7000S CPLD
B. An Altera UP2
C. A DeVry eSOC
D. A BSR PL DT-2

View Answer

Question 28

A slice consists of ________.

A. only two logic cells
B. between 2 and 8 logic cells
C. up to 16 logic cells
D. a single CLB

View Answer

Question 29

Each programmable array logic (PAL) gate product is applied to an OR gate and, if combinational logic is desired, the product is ORed and then:

A. the polarity fuse is restored
B. sent to an inverter for output
C. sent immediately to an output pin
D. passed to the AND function for output

View Answer

Question 30

Which is a mode of operation of the GAL16V8?

A. Simple mode
B. Complex mode
C. Registered mode
D. All of the above

View Answer

Question 31

SPLDs, CPLDs, and FPGAs are all which type of device?

A. PAL
B. PLD
C. EPROM
D. SRAM

View Answer

Question 32

Which of the following increases the number of product terms by borrowing unused product from other macrocells?

A. Shared expander
B. Parallel expander
C. Series expander
D. Slice expander

View Answer

Question 33

What can the GAL22V10 do that the GAL16V8 cannot?

A. It has an extra-large array.
B. It is in-system programmable.
C. It has twice the special function pins.
D. All of the above

View Answer

Question 34

Cascade chains are closely associated with ________.

A. CLBs
B. SOP functions
C. logic expansion
D. all of the above

View Answer

Question 35

An SPLD listed as 16H8 would have ________.

A. active-HIGH outputs
B. active-LOW outputs
C. variable-level outputs
D. latches at the outputs

View Answer

Question 36

In an OLMC, where does the FMUX signal go?

A. OMUX
B. D flip-flop
C. Matrix
D. PAL

View Answer

Question 37

What is the status of a tristate output buffer on a MAX7000S family device?

A. It is permanently enabled or disabled.
B. It is controlled by one of the two global output enable pins.
C. It is controlled by other inputs or functions generated by other macrocells.
D. All of the above

View Answer

Question 38

A GAL is essentially a ________.

A. non-reprogrammable PAL
B. PAL that is programmed only by the manufacturer
C. very large PAL
D. reprogrammable PAL

View Answer

Question 39

What is the defining difference between microprocessor/DSP systems and other digital systems?

A. The digital system follows a programmed sequence of instructions that the designer specified.
B. The microprocessor follows a programmed sequence of instructions that the designer specified.
C. The digital system is faster.
D. The microprocessor/DSP is faster.

View Answer

Question 40

What is PROM?

A. SPLD
B. QPLD
C. HPLD
D. PLD

View Answer

Question 41

How many pins are in an EDF10K70 package?

A. 70
B. 140
C. 240
D. 532

View Answer

Question 42

Most look-up tables in field-programmable gate arrays (FGPAs) use ________ inputs, resulting in ________ possible outputs.

A. 4,16
B. 8,16
C. 4,12
D. 6,12

View Answer

Question 43

The Altera MAX 7000 series ________.

A. uses an E2PROM process technology
B. can have between 2 and 16 LABS and I/O control blocks
C. is available with DC supply voltages between 2.5 V and 5 V
D. all of the above

View Answer

Question 44

CLB is the acronym for ________.

A. Configurable Logic Block
B. Configurable Logic Buffer
C. Critical Logic Buffer
D. Constant Logic Buffer

View Answer

Question 45

The difference between a PLA and a PAL is:

A. The PLA has a programmable OR plane and a programmable AND plane, while the PAL only has a programmable AND plane.
B. The PAL has a programmable OR plane and a programmable AND plane, while the PLA only has a programmable AND plane.
C. The PAL has more possible product terms than the PLA.
D. PALs and PLAs are the same thing.

View Answer

Question 46

A PAL16L8 has:

A. 10 inputs and 8 outputs.
B. 8 inputs and 8 outputs.
C. 16 inputs and 16 outputs.
D. 16 inputs and 8 outputs.

View Answer

Question 47

ALM is the acronym for ________.

A. Array Logic Matrix
B. Arithmetic Logic Module
C. Asynchronous Local Modulator
D. Adaptive Logic Module

View Answer

Question 48

By adding an OR gate to a simple programmable logic device (SPLD) the foundation for a(n) ________ is made possible.

A. PAL
B. PLA
C. CPLD
D. EEPROM

View Answer

Question 49

How many product terms can a MAX+Plus II compiler borrow from adjacent macrocells in the same LAB?

A. 0
B. 5
C. 10
D. 20

View Answer

Question 50

The complex programmable logic device (CPLD) contains several PAL-type simple programmable logic devices (SPLDs) called:

A. macrocells
B. microcells
C. AND/OR arrays
D. fuse-link arrays

View Answer

Question 51

Why have PLDs taken over so much of the market?

A. One PLD does the work of many ICs.
B. The PLDs are cheaper.
C. Less power is required.
D. All of the above

View Answer

Question 52

An SPLD listed as 22V10 has ________.

A. 10 inputs, 10 outputs, and requires a 22 V power source
B. 11 inputs, 11 outputs, and requires a 10 V power source
C. 22 inputs and 10 outputs
D. 10 inputs and 22 outputs

View Answer

Question 53

In a FLEX10K, what two outputs will the LE produce?

A. The LAB and the fast track
B. ON and OFF
C. Hi-Z and ON
D. Hi-Z and OFF

View Answer

Question 54

How many macrocells are in a MAX700S LAB?

A. 8
B. 16
C. 32
D. 64

View Answer

Question 55

The complex programmable logic device (CPLD) features a(n) ________ type of memory.

A. volatile
B. nonvolatile
C. EPROM
D. volitile EPROM

View Answer

Question 56

Now many times can a GAL be erased and reprogrammed?

A. 0
B. At least 100
C. At least 1000
D. Over 10,000

View Answer

Question 57

What is an OTP device?

A. Optical transporting port
B. Octal transmitting pixel
C. Operational topical portable
D. One-time programmable

View Answer

Question 58

What is another name for digital circuitry called sequential logic?

A. logic macrocell
B. logic array
C. flip-flop memory circuitry
D. inverter

View Answer

Question 59

What programmable technology is used in FPGA devices?

A. SRAM
B. FLASH
C. Antifuse
D. All of the above

View Answer

Question 60

The final step in the device programming sequence is ________.

A. compiling
B. downloading
C. simulation
D. synthesis

View Answer

Question 61

Which of the following testing procedures uses the JTAG IEEE standard?

A. Bed-of-nails
B. Flying probe
C. EXTEST
D. Boundary scan

View Answer

Question 62

PALs tend to execute ________ logic.

A. SAP
B. SOP
C. PLA
D. SPD

View Answer

Question 63

A macrocell basically contains ________.

A. a programmable AND-OR gate array and some input buffers
B. an OR-gate array and some output logic
C. an AND-OR gate array and some output logic
D. licensed programming

View Answer

Question 64

FPLA is:

A. a nonmemory programmable device.
B. a programmable AND array.
C. a programmable OR array.
D. All of the above

View Answer

Question 65

A(n) ________ is a section of embedded logic that is commonly found in FPGAs.

A. LUT
B. core
C. DSP
D. PI

View Answer

Question 66

ASIC stands for:

A. advanced speed integrated circuit.
B. advanced standard integrated circuit.
C. application specific integrated circuit.
D. application speedy integrated circuit.

View Answer